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Abstract—The paper proposes a method to regulate the output 
frequency and duty cycle (phase) of ring oscillator by emulating a 
resistive voltage divider using purely digital means. To this end 
an additional master oscillator that can be pulsed by an external 
frequency is connected in series with a slave one. Since the 
inherent frequency of ring oscillator depends on its supply 
voltage, the behavioral model of the system is a stack of voltage-
controlled oscillators. The paper derives an analytical expression 
for the slave frequency as a function of the master frequency and 
the impedance of the switching circuitry loading the master. The 
obtained theory agrees well with the results of simulations.  
Keywords—equivalent resistance, frequency mirror, impedance, 
nonlinear circuits, pulse width modulation, switched capacitor.   
 
I. INTRODUCTION 
In the vast majority of digital circuits, voltage controlled 
oscillators (VCOs) are built using ring oscillators. The 
dependence of the VCO output frequency on the controlling 
voltage can be linear or non-linear. Linear VCOs use voltage 
controlled current source built on the MOS transistor operating 
in the saturation mode. In nonlinear VCOs a voltage controlled 
resistance is used. Actually, this is the same transistor not 
entering saturation. In our proposed approach the controlled 
resistance is represented by impedance (equivalent resistance) 
between the power terminals of a ring oscillator. Such an 
impedance has been considered firstly in [1], [2].  
It should be noted that the modulation of impedance leads to 
parametric excitation in all types of oscillators, including 
mechanical ones [3]. Recently, interest to parametric excitation 
is resumed in light of changing the traditional approaches to 
computing. For example, the phenomenon of sub-harmonic 
injection locking in oscillators is used in [4] to realize non-
standard logic gates. An application of coupled oscillators to 
building associative memory is presented in [5]. In our circuit 
the current flowing through one oscillator defines how fast will 
operate the other. Thus, we emulate a self-adjusting voltage 
divider, where the impedances are reciprocal to the switching 
activity. If one of the oscillators slows down, it forces the other 
to run slower.  
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Fig. 1: Stack connection of two ring oscillators of different length. 
The main effects taking place in the proposed circuit are:  
1) transient, caused by the frequency change and followed by 
stabilization via the internal feedback “voltage–frequency–
impedance–voltage”.  
2) steady state with some ripple, whose level depends on how 
the oscillators interact and on how well the products of this 
interaction are averaged. 
The proposed method of stacking VCOs has been used to build 
a new type of frequency controlled pulse width modulation 
(PWM) circuit. Furthermore, this approach to modelling digital 
circuits as non-linear impedances allows building novel 
computing elements where the information carrier is duty 
cycle. 
II. PROPOSED APPROACH 
Let us consider a stack of two ring oscillators with 
different number of inverters shown in Fig. 1, where 𝐶𝑓 is a 
filter (averaging) capacitor. To analyze it, we use the model of 
inverter presented in Fig. 2(a). This model is a simplified 
version of the model from [6] and does not take into account 
the parasitic effects such as short circuit current and leakage. 
The operation of the ring oscillator is represented in [1] as the 
switching between three states shown in Fig. 2(b). It should be 
noted that the switching of adjacent inverters, and 
consequently, recharging of the capacitors partly overlap. This 
effect is also ignored. The capacitance of 𝐶𝑡 = 𝐶𝑝 (𝑛 − 1) 2⁄  
increases with increase of the number of inverters, 𝑛, but 𝐶𝑝 
does not depend on 𝑛 and continuously recharges. 
In a distinctive super-threshold region the propagation delay 
of an inverter is given as [7]: 
 
𝑡𝑠𝑢  =   
𝑝𝐶𝑝𝑉𝑑𝑑
(𝑉𝑑𝑑 − 𝑉𝑡ℎ)𝛼
 (1) 
where 𝑉𝑡ℎ < 𝑉𝑑𝑑 is the threshold voltage, 1.2 ≤ 𝛼 ≤ 2 is the 
technology dependent parameter, and 𝑝 is a fitting parameter. It 
can be shown that the ratio 𝑉1 𝑉2⁄  in Fig. 1 is equal to one and 
does not depend on the number of inverters. It is important to 
emphasize that we are talking about DC voltages, i.e. about 
average values of voltages in steady state. To pulse the ring 
oscillator with an external frequency, 𝑓𝑠, we  use the Muller C-
element [8] as shown in Fig. 3(a). For two inputs 𝑥1 and 𝑥2 the 
output of the C-element is given as 𝑦 = 𝑥1𝑥2 + (𝑥1 + 𝑥2)𝑦. 
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Fig. 2: Model of an inverter (a) and states of the ring oscillator (b). 
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Fig. 3: Externally pulsed stack (a) and its equivalent circuit (b). 
 
Thus, the stack can be considered as switched capacitors, 
which allows us to move to the equivalent circuit shown in 
Fig. 3(b). Assuming the C-element can be represented by a 
pair of inverters and all the inverters are identical, 
 
𝑅𝑠 =
1
𝑓𝑠𝐶𝑝
; 𝑅𝑜 =
1
𝑓𝑜𝐶𝑝
;
𝑉𝑓
𝑉𝑖𝑛 − 𝑉𝑓
=
𝑅𝑜
𝑅𝑠
=
𝑓𝑠
𝑓𝑜
 (2) 
As soon as the external frequency 𝑓𝑠 is changed, the negative 
feedback starts to operate. First, the voltage 𝑉2 is changing, 
which will change the output frequency 𝑓𝑜. This will lead to 
change in impedance 𝑅2, which in turn, will correct 𝑉2. Thus, 
after some transient the system will reach steady-state defined 
by (2). This can be explained by the fact that our system is self-
adjusting and tends to minimize power dissipation. The 
behavioral model of the synchronized stack is similar to the 
model given in [2], with the exception of C-element as shown 
in Fig. 4.  
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Fig. 4: Behavioral model of the pulsed stack. 
 
The voltages in the stack can also be adjusted by an external 
switching activity. For this purpose, we shunt the oscillator 
with a binary tree of inverters as shown in Fig. 5(a). 
In the case close to ideal, we can assume that all the inverters 
of the same level switch simultaneously. The equivalent 
circuit for this case is shown in Fig. 5(b). As before, 
 
𝑅1 =
1
𝑓𝑜𝐶𝑝
; 𝑅2 =
1
𝑓𝑠𝐶𝑝
; 𝑅3 =
1
𝑓𝑠𝐶𝐿
 (3) 
where 𝐶𝐿 = (2
𝑑 − 1)𝐶𝑝 is total capacitance of the tree defined 
by its depth 𝑑.  
 𝑉𝑓
𝑉𝑖𝑛 − 𝑉𝑓
=
𝑅2||𝑅3
𝑅1
=
𝑓𝑜𝐶𝑝
𝑓𝑠(𝐶𝑝 + 𝐶𝐿)
 (4) 
 
 
+
 
...
Vin
...Vf C
fo
...
... ...
...
...
Cf
+
 Vin
R1
R2 R3
(a)
(b)
fs
Vf
 
Fig. 5: Stack with a binary tree of inverters (a) and its equivalent circuit (b). 
 
In general case the switching of the inverters from the apex 
towards the base of the tree can demonstrate effect similar to 
the interference in the wave propagation. 
Cascading the synchronized stacks as shown in Fig. 6, we 
can decouple the control frequency from the ground. Such a 
cascade can be considered as a “frequency mirror”, which 
generalises (2). 
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Fig. 6: Cascade of two synchronized stacks.  
 
III. APPLICATION 
The synchronized stack can be used for building a frequency 
controlled PWM circuit as shown in Fig. 7. Since we control 
the impedances, the transfer characteristic of the circuit will be 
nonlinear. A more or less linear PWM circuit of such type has 
been proposed in [9] and operates in the current mode. Let the 
initial state of the PWM output in Fig. 7 be logical “1” then:  
 
𝑡𝑜𝑛 = (𝑛 − 1)𝑡𝑠𝑢2; 𝑡𝑜𝑓𝑓 = (𝑛 + 1)𝑡𝑠𝑢1 (5) 
where 𝑡𝑠𝑢1 and 𝑡𝑠𝑢2 are the propagation delays of the inverter 
in odd and even positions, respectively. Letting in (1) 𝛼 = 2 
and 𝑉𝑡ℎ ≪ 𝑉𝑑𝑑, we obtain 𝑡𝑠𝑢 ≈ 𝑘 𝑉𝑑𝑑⁄ , where 𝑘 is some 
constant. Thus, the output frequency 𝑓𝑜 = 1 (𝑡𝑜𝑛 + 𝑡𝑜𝑓𝑓)⁄  and 
duty cycle 𝐷 = 𝑡𝑜𝑛𝑓𝑜 are written as: 
 
𝑓𝑜 =
𝑉1𝑉2
𝑘[(𝑛 − 1)𝑉1 + (𝑛 + 1)𝑉2]
𝐷 =
(𝑛 − 1)𝑉1
(𝑛 − 1)𝑉1 + (𝑛 + 1)𝑉2
 (6) 
It is evident that 𝑓𝑜 depends on 𝑘 = 𝑉𝑑𝑑𝑡𝑠𝑢, which should be 
found experimentally. It should be noted that in the regular 
case when 𝑉1 = 𝑉2 the duty cycle 𝐷 = (𝑛 − 1) 2𝑛⁄  and tends 
to 0.5 for 𝑛 → ∞. The condition of 𝑉1 = 𝑉2 also allows us to 
use the relations (2) for the circuit in Fig. 7 as follows. 
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Fig. 7: Frequency controlled PWM circuit. 
 
 𝑉1
𝑉𝑖𝑛 − 𝑉1
=
𝑉2
𝑉𝑖𝑛 − 𝑉2
=
𝑓𝑠
𝑓𝑜
; 𝑓𝑠 =
2𝑛𝑓1
𝑛 + 1
=
2𝑛𝑓2
𝑛 − 1
 (7) 
such that:  
 
𝑉1 =
2𝑛𝑓1𝑉𝑖𝑛
2𝑛𝑓1 + (𝑛 + 1)𝑓𝑜
; 𝑉2 =
2𝑛𝑓2𝑉𝑖𝑛
2𝑛𝑓2 + (𝑛 − 1)𝑓𝑜
 (8) 
Substituting (8) into (6), we obtain: 
 
𝑓𝑜 =
2𝑛𝑓1𝑓2𝑉𝑖𝑛
𝑘([(𝑛 − 1)2𝑓1 + (𝑛 + 1)2𝑓2]𝑓𝑜 + 4𝑛2𝑓1𝑓2)
𝐷 =
(𝑛 − 1)2𝑓1𝑓𝑜 + 2𝑛(𝑛 − 1)𝑓1𝑓2
[(𝑛 − 1)2𝑓1 + (𝑛 + 1)2𝑓2]𝑓𝑜 + 4𝑛2𝑓1𝑓2
 (9) 
Thus, the output frequency is defined by a quadratic equation: 
 𝑓𝑜
2 + 𝑝𝑓𝑜 − 𝑞 = 0
𝑝 =
4𝑛2𝑓1𝑓2
(𝑛 − 1)2𝑓1 + (𝑛 + 1)2𝑓2
𝑞 =
2𝑛𝑓1𝑓2𝑉𝑖𝑛
𝑘[(𝑛 − 1)2𝑓1 + (𝑛 + 1)2𝑓2]
 (10) 
The disadvantage of the PWM circuits of the considered type 
is that for different duty cycles the output frequency varies [9]. 
To solve this problem, we let 𝑓𝑜 in (9) to be constant and 
express one control frequency through the other.  
 
𝑓2(𝑓1) =
𝑘(𝑛 − 1)2𝑓𝑜
2𝑓1
2𝑛(𝑉𝑖𝑛 − 2𝑘𝑛𝑓𝑜)𝑓1 − 𝑘(𝑛 + 1)2𝑓𝑜2
𝐷(𝑓1) =
2𝑛(𝑉𝑖𝑛 − (𝑛 + 1)𝑘𝑓𝑜)𝑓1 − (𝑛 + 1)
2𝑓𝑜
2
2𝑛(𝑉𝑖𝑛 − 2𝑘𝑓𝑜)𝑓1 − 2(𝑛 + 1)𝑘𝑓𝑜2
 (11) 
The plots of these functions for 𝑓𝑜 = 50𝑘Hz are presented in 
Fig. 8 in the logarithmic scale. As evident, with the increase of 
control frequency, function 𝐷(𝑓1) rapidly loses sensitivity. 
The behavioral model of the frequency controlled PWM 
circuit is shown in Fig. 9 and resembles that of [10]. 
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Fig. 8: Second control frequency 𝑓2 as a function of the first one 𝑓1 for the 
constant 𝑓𝑜 = 50𝑘Hz (a) and duty cycle to which this dependence leads (b). 
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Fig. 9: Behavioral model of the frequency controlled PWM circuit. 
 
IV. SIMULATION RESULTS 
To verify the above analytical results by simulation, we 
need to provide 𝛼 = 2. This requirement is fulfilled well by 
the standard digital ICs. We used 74LVC04 low-voltage 
CMOS inverter, whose SPICE model was downloaded from 
the NXP site. The transistors taken from this model were used 
for building the inverters and C-elements. To provide high 
switching speed, we used the so-called static C-element built 
on 12 transistors [11]. Each of the C-elements is connected to 
one inverter, while the footer consists of 𝑛 = 11 inverters. The 
simulations have been carried out in SIMetrix Intro 8.0. The 
voltage 𝑉𝑖𝑛 = 9𝑉, while 𝐶1 = 𝐶2 = 0.1𝜇F. Fig. 10 shows how 
the voltages in the circuit in Fig. 7 are settling for 𝑓1 = 64𝑘Hz 
and 𝑓2 = 32𝑘Hz.  
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Fig. 10: Stabilization of the voltages for 𝑓1 = 64𝑘Hz and 𝑓2 = 32𝑘Hz with 
𝐶1 = 𝐶2 = 0.1𝜇F. Upper trace: 𝑉1(𝑡), bottom trace: 𝑉2(𝑡). 
 
Solid lines in Fig. 11 and Fig. 12 show 𝑓𝑜 and 𝐷 measured 
for the case of 𝑓1 = 𝑓2. To find analytic values of 𝑓𝑜 and 𝐷, we 
need first to determine 𝑘. Substituting 𝑓1 = 𝑓2 = 𝑓 into (10), 
we get: 
 
𝑘 =
𝑉𝑖𝑛
[(𝑛 +
1
𝑛)
𝑓𝑜
𝑓 + 2𝑛] 𝑓𝑜
 (12) 
where 𝑓𝑜 is taken from the previous measurements. Fig. 12 
shows the plot of 𝑘 calculated by (12). Since 𝑘 is not constant, 
we need to choose some operating point. It is convenient to let 
𝑓𝑜 = 50𝑘Hz, which corresponds to 𝑘 = 3.9 × 10
−6. The 
values of 𝑓𝑜 and 𝐷 measured for different 𝑓1 and 𝑓2 are 
presented in Fig. 14 and Fig. 15 respectively. 
 
  
 
Fig. 11: Output frequency as a function of equal frequencies. 
Solid line: measured. Dashed line: calculated by (10). 
 
 
Fig. 12: Duty cycle as a function of two equal frequencies.  
Solid line: measured. Dashed line: calculated by (9). 
 
Fig. 13: Coefficient 𝑘 as a function of two equal frequencies. 
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Fig. 14: Output frequency as a function of two control frequencies. 
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Fig. 15: Duty cycle as a function of two control frequencies. 
 
V. CONCLUSIONS AND DISCUSSION 
It has been shown that the stack of two ring oscillators 
represents a self-adjusting system, which is described well by 
impedances. The impedances of the stack can be controlled by 
the external frequency pulsing one of the oscillators. This 
feature has been used for building the frequency controlled 
PWM circuit. The output frequency of this circuit varies for 
different duty cycles. To keep it constant we expressed one 
control frequency through the other. 
It should be noted that at very high control frequencies the 
C-elements might not have enough time to switch fully. On 
the contrary, at very low control frequency the low voltage 
drop across the footer will cause a similar problem with the 
inverters. This is because for very low 𝑉𝑑𝑑 the inverters enter 
the subthreshold region, where 𝛼 ≠ 2. Thus, it would be 
advantageous to have inverting elements with delay strictly 
reciprocal to 𝑉𝑑𝑑. Nevertheless, the discrepancy between the 
measured and calculated plots in Fig. 11 and Fig. 12 is small 
enough at the frequencies corresponding to the chosen 
operating point of 𝑓𝑜 = 50𝑘Hz.  
In this work the interaction between oscillators was 
restricted to the ratios of their impedances, for which we used 
filter capacitances. On the other hand, quite contrary, one 
might exploit stronger types of interactions to perform 
oscillator-based computing, such as in [13], [14], [15].  
An interesting direction is also development of frequency 
insensitive computational elements. That is such elements, 
where the information is represented by duty cycle (phase) and 
can be processed irrespectively of the carrier frequency. These 
elements, probably, will be able to operate correctly with big 
changes of the power supply voltage. To obtain frequency 
insensitive behavior we need to understand first how to keep 
𝐷 constant with different 𝑓1 and 𝑓2. Graphically, this means to 
consider a cross-section of the plot in Fig. 15 by Z-axis.  
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